amaharaneko/guix-mirrors
1
1
Fork 0
mirror of https://codeberg.org/guix/guix.git synced 2025-10-02 02:15:12 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

gnu: verilator: Improve style.

Browse source 
* gnu/packages/fpga.scm (verilator)[arguments]: Use G-Expressions.

Change-Id: I3c04b4a632baaa8f2ff2f79354954fccafbbfd4a
Signed-off-by: Ludovic Courtès <ludo@gnu.org>
This commit is contained in:
Cayetano Santos 2025-08-26 17:46:39 +02:00 • committed by Ludovic Courtès
parent 3282a001e9
commit 3d55f5c6b9
No known key found for this signature in database
GPG key ID: 090B11993D9AEBB5
1 changed files with 22 additions and 20 deletions
Download patch file Download diff file Expand all files Collapse all files

42
gnu/packages/fpga.scm
View file

@ -795,29 +795,31 @@ using different abstraction levels.")
(list perl python systemc))
(build-system gnu-build-system)
(arguments
'(#:phases
(modify-phases %standard-phases
(replace 'bootstrap
(lambda _ (invoke "autoconf")))
(add-after 'unpack 'adjust-source
(lambda _
(substitute* "bin/verilator"
(("/bin/echo") "echo"))))
(add-before 'check 'disable-gdb-safe-path
(lambda _
(setenv "HOME" (getcwd))
(mkdir-p (string-append (getcwd) "/.config/gdb"))
(with-output-to-file (string-append (getcwd) "/.config/gdb/gdbinit")
(lambda ()
(display "set auto-load safe-path /"))))))
#:test-target "test"))
(list
#:phases
#~(modify-phases %standard-phases
(replace 'bootstrap
(lambda _ (invoke "autoconf")))
(add-after 'unpack 'adjust-source
(lambda _
(substitute* "bin/verilator"
(("/bin/echo") "echo"))))
(add-before 'check 'disable-gdb-safe-path
(lambda _
(setenv "HOME" (getcwd))
(mkdir-p (string-append (getcwd) "/.config/gdb"))
(with-output-to-file
(string-append (getcwd) "/.config/gdb/gdbinit")
(lambda ()
(display "set auto-load safe-path /"))))))
#:test-target "test"))
(home-page "https://www.veripool.org/verilator/")
(synopsis "Verilog/SystemVerilog simulator")
(description
"Verilator transforms the specified Verilog or SystemVerilog code by reading it,
performing lint checks, and optionally inserting assertion checks and
coverage-analysis points. It outputs single- or multi-threaded @file{.cpp}
and @file{.h} files.")
"Verilator transforms the specified Verilog or SystemVerilog code by
reading it, performing lint checks, and optionally inserting assertion checks
and coverage-analysis points. It outputs single- or multi-threaded
@file{.cpp} and @file{.h} files.")
(license license:lgpl3)))
(define-public fftgen