mirror of
https://codeberg.org/guix/guix.git
synced 2025-10-02 02:15:12 +00:00
gnu: Add yosys-clang.
* gnu/packages/fpga.scm (yosys-clang): New variable. Change-Id: Iedbd418adc152c325d106830d9d33b73f01e65da Signed-off-by: Ludovic Courtès <ludo@gnu.org>
This commit is contained in:
parent
3b31ef750a
commit
952a179f44
1 changed files with 20 additions and 0 deletions
|
@ -239,6 +239,26 @@ For synthesis, the compiler generates netlists in the desired format.")
|
|||
(description "Yosys synthesizes Verilog-2005.")
|
||||
(license license:isc)))
|
||||
|
||||
(define-public yosys-clang
|
||||
(package
|
||||
(inherit yosys)
|
||||
(name "yosys-clang")
|
||||
(arguments
|
||||
(substitute-keyword-arguments (package-arguments yosys)
|
||||
((#:make-flags _ #f)
|
||||
#~(list "CC=clang"
|
||||
"CXX=clang++"
|
||||
(string-append "PREFIX=" #$output)))
|
||||
((#:phases phases)
|
||||
#~(modify-phases #$phases
|
||||
(replace 'configure
|
||||
(lambda* (#:key make-flags #:allow-other-keys)
|
||||
(apply invoke "make" "config-clang" make-flags)))))))
|
||||
(inputs
|
||||
(modify-inputs (package-inputs yosys)
|
||||
(append clang)))
|
||||
(synopsis "FPGA Verilog RTL synthesizer (Clang variant)")))
|
||||
|
||||
(define-public icestorm
|
||||
(let ((commit "2bc541743ada3542c6da36a50e66303b9cbd2059")
|
||||
(revision "4"))
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue